Processor state access through MSR.
Processor state access immediates.
Encodes a pstate from op0 and op1.
op0
op1